Skip to content

lwc / candidates

Go to a project
Switch branch/tag
Find file
Normal viewHistoryPermalink
internal-wage-avr.S 16.6 KB
Newer Older
new optimized implementations
a2add83a
 
Rhys Weatherley committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 
#if defined(__AVR__)
#include <avr/io.h>
/* Automatically generated - do not edit */

	.section	.progmem.data,"a",@progbits
	.p2align	8
	.type	table_0, @object
	.size	table_0, 256
table_0:
	.byte	46
	.byte	28
	.byte	109
	.byte	43
	.byte	53
	.byte	7
	.byte	127
	.byte	59
	.byte	40
	.byte	8
	.byte	11
	.byte	95
	.byte	49
	.byte	17
	.byte	27
	.byte	77
	.byte	110
	.byte	84
	.byte	13
	.byte	9
	.byte	31
	.byte	69
	.byte	117
	.byte	83
	.byte	106
	.byte	93
	.byte	97
	.byte	0
	.byte	4
	.byte	120
	.byte	6
	.byte	30
	.byte	55
	.byte	111
	.byte	47
	.byte	73
	.byte	100
	.byte	52
	.byte	125
	.byte	25
	.byte	57
	.byte	51
	.byte	67
	.byte	87
	.byte	96
	.byte	98
	.byte	19
	.byte	5
	.byte	119
	.byte	71
	.byte	79
	.byte	75
	.byte	29
	.byte	45
	.byte	36
	.byte	72
	.byte	116
	.byte	88
	.byte	37
	.byte	94
	.byte	90
	.byte	118
	.byte	65
	.byte	66
	.byte	39
	.byte	62
	.byte	108
	.byte	1
	.byte	44
	.byte	60
	.byte	78
	.byte	26
	.byte	33
	.byte	42
	.byte	10
	.byte	85
	.byte	58
	.byte	56
	.byte	24
	.byte	126
	.byte	12
	.byte	99
	.byte	103
	.byte	86
	.byte	80
	.byte	124
	.byte	50
	.byte	122
	.byte	104
	.byte	2
	.byte	107
	.byte	23
	.byte	123
	.byte	89
	.byte	113
	.byte	15
	.byte	48
	.byte	16
	.byte	34
	.byte	61
	.byte	64
	.byte	105
	.byte	82
	.byte	20
	.byte	54
	.byte	68
	.byte	70
	.byte	3
	.byte	22
	.byte	101
	.byte	102
	.byte	114
	.byte	18
	.byte	14
	.byte	41
	.byte	74
	.byte	76
	.byte	112
	.byte	21
	.byte	38
	.byte	121
	.byte	81
	.byte	35
	.byte	63
	.byte	115
	.byte	91
	.byte	32
	.byte	92
	.byte	0
	.byte	18
	.byte	10
	.byte	75
	.byte	102
	.byte	12
	.byte	72
	.byte	115
	.byte	121
	.byte	62
	.byte	97
	.byte	81
	.byte	1
	.byte	21
	.byte	23
	.byte	14
	.byte	126
	.byte	51
	.byte	104
	.byte	54
	.byte	66
	.byte	53
	.byte	55
	.byte	94
	.byte	83
	.byte	76
	.byte	63
	.byte	84
	.byte	88
	.byte	110
	.byte	86
	.byte	42
	.byte	29
	.byte	37
	.byte	109
	.byte	101
	.byte	91
	.byte	113
	.byte	47
	.byte	32
	.byte	6
	.byte	24
	.byte	41
	.byte	58
	.byte	13
	.byte	122
	.byte	108
	.byte	27
	.byte	25
	.byte	67
	.byte	112
	.byte	65
	.byte	73
	.byte	34
	.byte	119
	.byte	96
	.byte	79
	.byte	69
	.byte	85
	.byte	2
	.byte	99
	.byte	71
	.byte	117
	.byte	45
	.byte	64
	.byte	70
	.byte	125
	.byte	92
	.byte	124
	.byte	89
	.byte	38
	.byte	11
	.byte	9
	.byte	3
	.byte	87
	.byte	93
	.byte	39
	.byte	120
	.byte	48
	.byte	46
	.byte	68
	.byte	82
	.byte	59
	.byte	8
	.byte	103
	.byte	44
	.byte	5
	.byte	107
	.byte	43
	.byte	26
	.byte	33
	.byte	56
	.byte	7
	.byte	15
	.byte	74
	.byte	17
	.byte	80
	.byte	106
	.byte	40
	.byte	49
	.byte	16
	.byte	77
	.byte	95
	.byte	114
	.byte	57
	.byte	22
	.byte	90
	.byte	19
	.byte	4
	.byte	60
	.byte	52
	.byte	31
	.byte	118
	.byte	30
	.byte	20
	.byte	35
	.byte	28
	.byte	50
	.byte	78
	.byte	123
	.byte	36
	.byte	116
	.byte	127
	.byte	61
	.byte	105
	.byte	100
	.byte	98
	.byte	111

	.section	.progmem.data,"a",@progbits
	.p2align	8
	.type	table_1, @object
	.size	table_1, 222
table_1:
	.byte	127
	.byte	63
	.byte	31
	.byte	15
	.byte	7
	.byte	3
	.byte	1
	.byte	64
	.byte	32
	.byte	16
	.byte	8
	.byte	4
	.byte	2
	.byte	65
	.byte	96
	.byte	48
	.byte	24
	.byte	12
	.byte	6
	.byte	67
	.byte	33
	.byte	80
	.byte	40
	.byte	20
	.byte	10
	.byte	69
	.byte	98
	.byte	113
	.byte	120
	.byte	60
	.byte	30
	.byte	79
	.byte	39
	.byte	19
	.byte	9
	.byte	68
	.byte	34
	.byte	81
	.byte	104
	.byte	52
	.byte	26
	.byte	77
	.byte	102
	.byte	115
	.byte	57
	.byte	92
	.byte	46
	.byte	87
	.byte	43
	.byte	21
	.byte	74
	.byte	101
	.byte	114
	.byte	121
	.byte	124
	.byte	62
	.byte	95
	.byte	47
	.byte	23
	.byte	11
	.byte	5
	.byte	66
	.byte	97
	.byte	112
	.byte	56
	.byte	28
	.byte	14
	.byte	71
	.byte	35
	.byte	17
	.byte	72
	.byte	36
	.byte	18
	.byte	73
	.byte	100
	.byte	50
	.byte	89
	.byte	108
	.byte	54
	.byte	91
	.byte	45
	.byte	86
	.byte	107
	.byte	53
	.byte	90
	.byte	109
	.byte	118
	.byte	123
	.byte	61
	.byte	94
	.byte	111
	.byte	55
	.byte	27
	.byte	13
	.byte	70
	.byte	99
	.byte	49
	.byte	88
	.byte	44
	.byte	22
	.byte	75
	.byte	37
	.byte	82
	.byte	105
	.byte	116
	.byte	58
	.byte	93
	.byte	110
	.byte	119
	.byte	59
	.byte	29
	.byte	78
	.byte	103
	.byte	51
	.byte	25
	.byte	76
	.byte	38
	.byte	83
	.byte	41
	.byte	84
	.byte	42
	.byte	85
	.byte	106
	.byte	117
	.byte	122
	.byte	125
	.byte	126
	.byte	127
	.byte	63
	.byte	31
	.byte	15
	.byte	7
	.byte	3
	.byte	1
	.byte	64
	.byte	32
	.byte	16
	.byte	8
	.byte	4
	.byte	2
	.byte	65
	.byte	96
	.byte	48
	.byte	24
	.byte	12
	.byte	6
	.byte	67
	.byte	33
	.byte	80
	.byte	40
	.byte	20
	.byte	10
	.byte	69
	.byte	98
	.byte	113
	.byte	120
	.byte	60
	.byte	30
	.byte	79
	.byte	39
	.byte	19
	.byte	9
	.byte	68
	.byte	34
	.byte	81
	.byte	104
	.byte	52
	.byte	26
	.byte	77
	.byte	102
	.byte	115
	.byte	57
	.byte	92
	.byte	46
	.byte	87
	.byte	43
	.byte	21
	.byte	74
	.byte	101
	.byte	114
	.byte	121
	.byte	124
	.byte	62
	.byte	95
	.byte	47
	.byte	23
	.byte	11
	.byte	5
	.byte	66
	.byte	97
	.byte	112
	.byte	56
	.byte	28
	.byte	14
	.byte	71
	.byte	35
	.byte	17
	.byte	72
	.byte	36
	.byte	18
	.byte	73
	.byte	100
	.byte	50
	.byte	89
	.byte	108
	.byte	54
	.byte	91
	.byte	45
	.byte	86
	.byte	107
	.byte	53
	.byte	90
	.byte	109
	.byte	118
	.byte	123
	.byte	61
	.byte	94
	.byte	111
	.byte	55
	.byte	27
	.byte	13
	.byte	70

	.text
.global wage_permute
	.type wage_permute, @function
wage_permute:
	push r28
	push r29
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	movw r30,r24
	in r28,0x3d
	in r29,0x3e
	sbiw r28,37
	in r0,0x3f
	cli
	out 0x3e,r29
	out 0x3f,r0
	out 0x3d,r28
.L__stack_usage = 55
	ld r20,Z
	ldd r21,Z+1
	ldd r22,Z+2
	std Y+1,r20
	std Y+2,r21
	std Y+3,r22
	ldd r20,Z+3
	ldd r21,Z+4
	ldd r22,Z+5
	std Y+4,r20
	std Y+5,r21
	std Y+6,r22
	ldd r20,Z+6
	ldd r21,Z+7
	ldd r22,Z+8
	std Y+7,r20
	std Y+8,r21
	std Y+9,r22
	ldd r20,Z+9
	ldd r21,Z+10
	ldd r22,Z+11
	std Y+10,r20
	std Y+11,r21
	std Y+12,r22
	ldd r20,Z+12
	ldd r21,Z+13
	ldd r22,Z+14
	std Y+13,r20
	std Y+14,r21
	std Y+15,r22
	ldd r20,Z+15
	ldd r21,Z+16
	ldd r22,Z+17
	std Y+16,r20
	std Y+17,r21
	std Y+18,r22
	ldd r20,Z+18
	ldd r21,Z+19
	ldd r22,Z+20
	std Y+19,r20
	std Y+20,r21
	std Y+21,r22
	ldd r20,Z+21
	ldd r21,Z+22
	ldd r22,Z+23
	std Y+22,r20
	std Y+23,r21
	std Y+24,r22
	ldd r20,Z+24
	ldd r21,Z+25
	ldd r22,Z+26
	std Y+25,r20
	std Y+26,r21
	std Y+27,r22
	ldd r20,Z+27
	ldd r21,Z+28
	ldd r22,Z+29
	std Y+28,r20
	std Y+29,r21
	std Y+30,r22
	ldd r20,Z+30
	ldd r21,Z+31
	ldd r22,Z+32
	std Y+31,r20
	std Y+32,r21
	std Y+33,r22
	ldd r20,Z+33
	ldd r21,Z+34
	ldd r22,Z+35
	std Y+34,r20
	std Y+35,r21
	std Y+36,r22
	ldd r20,Z+36
	std Y+37,r20
	push r31
	push r30
	ldi r30,lo8(table_0)
	ldi r31,hi8(table_0)
#if defined(RAMPZ)
	ldi r23,hh8(table_0)
	in r0,_SFR_IO_ADDR(RAMPZ)
	push r0
	out _SFR_IO_ADDR(RAMPZ),r23
#endif
	mov r19,r1
78:
	ldd r20,Y+1
	mov r18,r1
	lsr r20
	sbc r18,r1
	andi r18,120
	eor r20,r18
	ldd r23,Y+7
	eor r20,r23
	ldd r26,Y+9
	eor r20,r26
	ldd r27,Y+13
	eor r20,r27
	ldd r2,Y+14
	eor r20,r2
	ldd r3,Y+20
	eor r20,r3
	ldd r4,Y+25
	eor r20,r4
	ldd r5,Y+27
	eor r20,r5
	ldd r6,Y+31
	eor r20,r6
	ldd r7,Y+32
	eor r20,r7
	ldd r21,Y+2
	mov r18,r1
	lsr r21
	sbc r18,r1
	andi r18,120
	eor r21,r18
	ldd r8,Y+8
	eor r21,r8
	ldd r9,Y+10
	eor r21,r9
	eor r21,r2
	ldd r10,Y+15
	eor r21,r10
	ldd r11,Y+21
	eor r21,r11
	ldd r12,Y+26
	eor r21,r12
	ldd r13,Y+28
	eor r21,r13
	eor r21,r7
	ldd r14,Y+33
	eor r21,r14
	ldd r22,Y+3
	mov r18,r1
	lsr r22
	sbc r18,r1
	andi r18,120
	eor r22,r18
	eor r22,r26
	ldd r15,Y+11
	eor r22,r15
	eor r22,r10
	ldd r24,Y+16
	eor r22,r24
	ldd r25,Y+22
	eor r22,r25
	eor r22,r5
	ldd r16,Y+29
	eor r22,r16
	eor r22,r14
	ldd r17,Y+34
	eor r22,r17
	mov r30,r26
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r23,Y+6
	eor r23,r18
	mov r30,r9
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r27,Y+7
	eor r27,r18
	mov r30,r15
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r8,r18
	mov r30,r24
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r3,Y+12
	eor r3,r18
	ldd r4,Y+17
	mov r30,r4
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r6,Y+13
	eor r6,r18
	ldd r2,Y+18
	mov r30,r2
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r11,Y+14
	eor r11,r18
	mov r30,r13
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r12,Y+25
	eor r12,r18
	mov r30,r16
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r7,Y+26
	eor r7,r18
	ldd r10,Y+30
	mov r30,r10
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r5,r18
	ldd r25,Y+35
	mov r30,r25
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r14,Y+31
	eor r14,r18
	ldd r17,Y+36
	mov r30,r17
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r26,Y+32
	eor r26,r18
	ldd r9,Y+37
	mov r30,r9
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r15,Y+33
	eor r15,r18
	ldi r30,lo8(table_1)
	ldi r31,hi8(table_1)
#if defined(RAMPZ)
	ldi r24,hh8(table_1)
	out _SFR_IO_ADDR(RAMPZ),r24
#endif
	mov r30,r19
#if defined(RAMPZ)
	elpm r2,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r2,Z
#elif defined(__AVR_TINY__)
	ld r2,Z
#else
	lpm
	mov r2,r0
#endif
	inc r19
	mov r30,r19
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r20,r18
	inc r19
	mov r30,r19
#if defined(RAMPZ)
	elpm r4,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r4,Z
#elif defined(__AVR_TINY__)
	ld r4,Z
#else
	lpm
	mov r4,r0
#endif
	inc r19
	mov r30,r19
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r21,r18
	inc r19
	mov r30,r19
#if defined(RAMPZ)
	elpm r24,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r24,Z
#elif defined(__AVR_TINY__)
	ld r24,Z
#else
	lpm
	mov r24,r0
#endif
	inc r19
	mov r30,r19
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r22,r18
	inc r19
	ldi r30,lo8(table_0)
	ldi r31,hi8(table_0)
#if defined(RAMPZ)
	ldi r16,hh8(table_0)
	out _SFR_IO_ADDR(RAMPZ),r16
#endif
	ldd r16,Y+19
	mov r30,r16
	ori r30,128
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r13,Y+20
	eor r13,r18
	eor r13,r2
	mov r30,r13
	ori r30,128
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r2,Y+21
	eor r2,r18
	eor r2,r4
	mov r30,r2
	ori r30,128
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	ldd r4,Y+22
	eor r4,r18
	eor r4,r24
	mov r30,r9
	ori r30,128
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r20,r18
	mov r30,r20
	ori r30,128
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r21,r18
	mov r30,r21
	ori r30,128
#if defined(RAMPZ)
	elpm r18,Z
#elif defined(__AVR_HAVE_LPMX__)
	lpm r18,Z
#elif defined(__AVR_TINY__)
	ld r18,Z
#else
	lpm
	mov r18,r0
#endif
	eor r22,r18
	ldd r18,Y+4
	std Y+1,r18
	ldd r18,Y+5
	std Y+2,r18
	std Y+3,r23
	std Y+4,r27
	std Y+5,r8
	ldd r18,Y+9
	std Y+6,r18
	ldd r18,Y+10
	std Y+7,r18
	ldd r18,Y+11
	std Y+8,r18
	std Y+9,r3
	std Y+10,r6
	std Y+11,r11
	ldd r18,Y+15
	std Y+12,r18
	ldd r18,Y+16
	std Y+13,r18
	ldd r18,Y+17
	std Y+14,r18
	ldd r18,Y+18
	std Y+15,r18
	std Y+16,r16
	std Y+17,r13
	std Y+18,r2
	std Y+19,r4
	ldd r18,Y+23
	std Y+20,r18
	ldd r18,Y+24
	std Y+21,r18
	std Y+22,r12
	std Y+23,r7
	std Y+24,r5
	ldd r18,Y+28
	std Y+25,r18
	ldd r18,Y+29
	std Y+26,r18
	std Y+27,r10
	std Y+28,r14
	std Y+29,r26
	std Y+30,r15
	ldd r18,Y+34
	std Y+31,r18
	std Y+32,r25
	std Y+33,r17
	std Y+34,r9
	std Y+35,r20
	std Y+36,r21
	std Y+37,r22
	ldi r27,222
	cpse r19,r27
	rjmp 78b
#if defined(RAMPZ)
	pop r0
	out _SFR_IO_ADDR(RAMPZ),r0
#endif
	pop r30
	pop r31
	ldd r20,Y+1
	ldd r21,Y+2
	ldd r22,Y+3
	st Z,r20
	std Z+1,r21
	std Z+2,r22
	ldd r20,Y+4
	ldd r21,Y+5
	ldd r22,Y+6
	std Z+3,r20
	std Z+4,r21
	std Z+5,r22
	ldd r20,Y+7
	ldd r21,Y+8
	ldd r22,Y+9
	std Z+6,r20
	std Z+7,r21
	std Z+8,r22
	ldd r20,Y+10
	ldd r21,Y+11
	ldd r22,Y+12
	std Z+9,r20
	std Z+10,r21
	std Z+11,r22
	ldd r20,Y+13
	ldd r21,Y+14
	ldd r22,Y+15
	std Z+12,r20
	std Z+13,r21
	std Z+14,r22
	ldd r20,Y+16
	ldd r21,Y+17
	ldd r22,Y+18
	std Z+15,r20
	std Z+16,r21
	std Z+17,r22
	ldd r20,Y+19
	ldd r21,Y+20
	ldd r22,Y+21
	std Z+18,r20
	std Z+19,r21
	std Z+20,r22
	ldd r20,Y+22
	ldd r21,Y+23
	ldd r22,Y+24
	std Z+21,r20
	std Z+22,r21
	std Z+23,r22
	ldd r20,Y+25
	ldd r21,Y+26
	ldd r22,Y+27
	std Z+24,r20
	std Z+25,r21
	std Z+26,r22
	ldd r20,Y+28
	ldd r21,Y+29
	ldd r22,Y+30
	std Z+27,r20
	std Z+28,r21
	std Z+29,r22
	ldd r20,Y+31
	ldd r21,Y+32
	ldd r22,Y+33
	std Z+30,r20
	std Z+31,r21
	std Z+32,r22
	ldd r20,Y+34
	ldd r21,Y+35
	ldd r22,Y+36
	std Z+33,r20
	std Z+34,r21
	std Z+35,r22
	ldd r20,Y+37
	std Z+36,r20
	adiw r28,37
	in r0,0x3f
	cli
	out 0x3e,r29
	out 0x3f,r0
	out 0x3d,r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	pop r29
	pop r28
	ret
	.size wage_permute, .-wage_permute

	.text
.global wage_absorb
	.type wage_absorb, @function
wage_absorb:
	movw r30,r24
	movw r26,r22
.L__stack_usage = 2
	ld r22,X+
	ld r21,X+
	ld r20,X+
	ld r19,X+
	mov r18,r1
	lsr r22
	ror r21
	ror r20
	ror r19
	ror r18
	ldd r0,Z+8
	eor r0,r22
	std Z+8,r0
	lsr r21
	ror r20
	ror r19
	ror r18
	ldd r0,Z+9
	eor r0,r21
	std Z+9,r0
	lsr r20
	ror r19
	ror r18
	ldd r0,Z+15
	eor r0,r20
	std Z+15,r0
	lsr r19
	ror r18
	ldd r0,Z+16
	eor r0,r19
	std Z+16,r0
	lsr r18
	ldd r0,Z+18
	eor r0,r18
	std Z+18,r0
	ld r22,X+
	ld r21,X+
	ld r20,X+
	ld r19,X+
	mov r23,r1
	mov r18,r1
	lsl r19
	rol r20
	rol r21
	rol r22
	rol r23
	lsl r19
	rol r20
	rol r21
	rol r22
	rol r23
	lsl r19
	rol r20
	rol r21
	rol r22
	rol r23
	ldd r0,Z+18
	eor r0,r23
	std Z+18,r0
	lsr r22
	ror r21
	ror r20
	ror r19
	ldd r0,Z+27
	eor r0,r22
	std Z+27,r0
	lsr r21
	ror r20
	ror r19
	ldd r0,Z+28
	eor r0,r21
	std Z+28,r0
	lsr r20
	ror r19
	ldd r0,Z+34
	eor r0,r20
	std Z+34,r0
	lsr r19
	ror r18
	ldd r0,Z+35
	eor r0,r19
	std Z+35,r0
	lsr r18
	ldd r0,Z+36
	eor r0,r18
	std Z+36,r0
	ret
	.size wage_absorb, .-wage_absorb

	.text
.global wage_get_rate
	.type wage_get_rate, @function
wage_get_rate:
	movw r30,r24
	movw r26,r22
.L__stack_usage = 2
	ldd r21,Z+8
	ldd r20,Z+9
	ldd r19,Z+15
	ldd r18,Z+16
	lsl r18
	lsl r18
	rol r19
	lsl r18
	rol r19
	rol r20
	lsl r18
	rol r19
	rol r20
	rol r21
	ldd r22,Z+18
	lsr r22
	lsr r22
	lsr r22
	or r18,r22
	st X+,r21
	st X+,r20
	st X+,r19
	st X+,r18
	ldd r21,Z+18
	ldd r20,Z+27
	ldd r19,Z+28
	ldd r18,Z+34
	lsl r18
	lsl r18
	rol r19
	lsl r18
	rol r19
	rol r20
	lsr r21
	ror r20
	ror r19
	ror r18
	lsr r21
	ror r20
	ror r19
	ror r18
	lsr r21
	ror r20
	ror r19
	ror r18
	st X+,r20
	st X+,r19
	st X+,r18
	ldd r19,Z+35
	ldd r18,Z+36
	lsl r18
	lsl r18
	rol r19
	st X+,r19
	ret
	.size wage_get_rate, .-wage_get_rate

	.text
.global wage_set_rate
	.type wage_set_rate, @function
wage_set_rate:
	movw r30,r24
	movw r26,r22
.L__stack_usage = 2
	ld r22,X+
	ld r21,X+
	ld r20,X+
	ld r19,X+
	mov r18,r1
	lsr r22
	ror r21
	ror r20
	ror r19
	ror r18
	std Z+8,r22
	lsr r21
	ror r20
	ror r19
	ror r18
	std Z+9,r21
	lsr r20
	ror r19
	ror r18
	std Z+15,r20
	lsr r19
	ror r18
	std Z+16,r19
	lsr r18
	std Z+18,r18
	ld r22,X+
	ld r21,X+
	ld r20,X+
	ld r19,X+
	mov r23,r1
	mov r18,r1
	lsl r19
	rol r20
	rol r21
	rol r22
	rol r23
	lsl r19
	rol r20
	rol r21
	rol r22
	rol r23
	lsl r19
	rol r20
	rol r21
	rol r22
	rol r23
	ldd r0,Z+18
	eor r0,r23
	std Z+18,r0
	lsr r22
	ror r21
	ror r20
	ror r19
	std Z+27,r22
	lsr r21
	ror r20
	ror r19
	std Z+28,r21
	lsr r20
	ror r19
	std Z+34,r20
	lsr r19
	ror r18
	std Z+35,r19
	lsr r18
	ldd r24,Z+36
	andi r24,63
	eor r24,r18
	std Z+36,r24
	ret
	.size wage_set_rate, .-wage_set_rate

#endif