asm.s 12.9 KB
Newer Older
lwc-tester committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518
/* Reference implementation of SPIX32_(l_ad=2, l_m=16)
 Written by:
 Yunjie  Yi <yunjie.yi@uwaterloo.ca>
 */

        PUBLIC  __iar_program_start
        PUBLIC  __vector_table

        SECTION .text:CODE:REORDER(1)
        
        ;; Keep vector table even if it's not referenced
        REQUIRE __vector_table
        
        THUMB
        
__iar_program_start

;; initialization
        PUSH {R9, R10, R11}
        
        LDR R11,=0x20000000

        LDR R10, =0xf
        STR R10, [R11, #0]
        LDR R10, =0x47
        STR R10, [R11, #4]
        LDR R10, =0x4
        STR R10, [R11, #8]
        LDR R10, =0xb2
        STR R10, [R11, #12]
        LDR R10, =0x43
        STR R10, [R11, #16]
        LDR R10, =0xb5
        STR R10, [R11, #20]
        LDR R10, =0xf1
        STR R10, [R11, #24]
        LDR R10, =0x37
        STR R10, [R11, #28]
        LDR R10, =0x44
        STR R10, [R11, #32]
        LDR R10, =0x96
        STR R10, [R11, #36]
        LDR R10, =0x73
        STR R10, [R11, #40]
        LDR R10, =0xee
        STR R10, [R11, #44]
        LDR R10, =0xe5
        STR R10, [R11, #48]
        LDR R10, =0x4c
        STR R10, [R11, #52]
        LDR R10, =0xb
        STR R10, [R11, #56]
        LDR R10, =0xf5
        STR R10, [R11, #60]
        LDR R10, =0x47
        STR R10, [R11, #64]
        LDR R10, =0x7
        STR R10, [R11, #68]
        LDR R10, =0xb2
        STR R10, [R11, #72]
        LDR R10, =0x82
        STR R10, [R11, #76]
        LDR R10, =0xb5
        STR R10, [R11, #80]
        LDR R10, =0xa1
        STR R10, [R11, #84]
        LDR R10, =0x37
        STR R10, [R11, #88]
        LDR R10, =0x78
        STR R10, [R11, #92]
        LDR R10, =0x96
        STR R10, [R11, #96]
        LDR R10, =0xa2
        STR R10, [R11, #100]
        LDR R10, =0xee
        STR R10, [R11, #104]
        LDR R10, =0xb9
        STR R10, [R11, #108]
        LDR R10, =0x4c
        STR R10, [R11, #112]
        LDR R10, =0xf2
        STR R10, [R11, #116]
        LDR R10, =0xf5
        STR R10, [R11, #120]
        LDR R10, =0x85
        STR R10, [R11, #124]
        LDR R10, =0x7
        STR R10, [R11, #128]
        LDR R10, =0x23
        STR R10, [R11, #132]
        LDR R10, =0x82
        STR R10, [R11, #136]
        LDR R10, =0xd9
        STR R10, [R11, #140]

        LDR R11,=0x20000100

        LDR R10, =0x8
        STR R10, [R11, #0]
        LDR R10, =0x64
        STR R10, [R11, #4]
        LDR R10, =0x86
        STR R10, [R11, #8]
        LDR R10, =0x6b
        STR R10, [R11, #12]
        LDR R10, =0xe2
        STR R10, [R11, #16]
        LDR R10, =0x6f
        STR R10, [R11, #20]
        LDR R10, =0x89
        STR R10, [R11, #24]
        LDR R10, =0x2c
        STR R10, [R11, #28]
        LDR R10, =0xe6
        STR R10, [R11, #32]
        LDR R10, =0xdd
        STR R10, [R11, #36]
        LDR R10, =0xca
        STR R10, [R11, #40]
        LDR R10, =0x99
        STR R10, [R11, #44]
        LDR R10, =0x17
        STR R10, [R11, #48]
        LDR R10, =0xea
        STR R10, [R11, #52]
        LDR R10, =0x8e
        STR R10, [R11, #56]
        LDR R10, =0x0f
        STR R10, [R11, #60]
        LDR R10, =0x64
        STR R10, [R11, #64]
        LDR R10, =0x4
        STR R10, [R11, #68]
        LDR R10, =0x6b
        STR R10, [R11, #72]
        LDR R10, =0x43
        STR R10, [R11, #76]
        LDR R10, =0x6f
        STR R10, [R11, #80]
        LDR R10, =0xf1
        STR R10, [R11, #84]
        LDR R10, =0x2c
        STR R10, [R11, #88]
        LDR R10, =0x44
        STR R10, [R11, #92]
        LDR R10, =0xdd
        STR R10, [R11, #96]
        LDR R10, =0x73
        STR R10, [R11, #100]
        LDR R10, =0x99
        STR R10, [R11, #104]
        LDR R10, =0xe5
        STR R10, [R11, #108]
        LDR R10, =0xea
        STR R10, [R11, #112]
        LDR R10, =0x0b
        STR R10, [R11, #116]
        LDR R10, =0x0f
        STR R10, [R11, #120]
        LDR R10, =0x47
        STR R10, [R11, #124]
        LDR R10, =0x4
        STR R10, [R11, #128]
        LDR R10, =0xb2
        STR R10, [R11, #132]
        LDR R10, =0x43
        STR R10, [R11, #136]
        LDR R10, =0xb5
        STR R10, [R11, #140]
       
        
        POP {R9, R10, R11}

;; finished inilitiazation


;;store KEY and Nonce:--------    location: 20000400
        LDR R11,=0x20000400
        
        LDR R10, =0x00000000    ;k0
        STR R10, [R11, #0]
        LDR R10, =0x00000000
        STR R10, [R11, #4]  
        
        LDR R10, =0x00000000     ;k1
        STR R10, [R11, #8]
        LDR R10, =0x00000000
        STR R10, [R11, #12]
        
        LDR R10, =0x00000000    ;N0
        STR R10, [R11, #24]
        LDR R10, =0x00000000
        STR R10, [R11, #28]

        LDR R10, =0x00000000     ;;N1
        STR R10, [R11, #32]
        LDR R10, =0x00000000
        STR R10, [R11, #36]
        
;;finished store KEY and Nonice:--------- 

;;store ADs:--------           location: 20000500
        LDR R11,=0x20000500
        
        LDR R10, =0x00000000    ;AD0
        STR R10, [R11, #0]
        LDR R10, =0x00000000
        STR R10, [R11, #4]
        
        LDR R10, =0x00000000    ;AD1
        STR R10, [R11, #8]
        LDR R10, =0x00000000
        STR R10, [R11, #12]  
;;finished store ADs:---------

;;store Ms:--------         location: 20000600
        LDR R11,=0x20000600
        
        LDR R10, =0x00000000    ;M0
        STR R10, [R11, #0]
        LDR R10, =0x00000000
        STR R10, [R11, #4]
        
        LDR R10, =0x00000000    ;M1
        STR R10, [R11, #8]
        LDR R10, =0x00000000
        STR R10, [R11, #12] 

;;finished store Ms:---------




;; load initial values
        LDR R11,=0x20000400
       
        LDR R7, =0x00000000    ;;load Nonce 0
        LDR R6, =0x00000000   
        
        LDR R5, =0x00000000 ;;load key0
        LDR R4, =0x00000000
        
        LDR R3, =0x00000000  ;;load Nonce 1
        LDR R2, =0x00000000     
        
        LDR R1, =0x00000000;;loaf key1      
        LDR R0, =0x00000000  
        

        ;;Text zone
        ;;TEST zone end
        BL FFUNAE

main    B       main ;; Program finished, LOOP


;;this is the mode 
FFUNAE
        PUSH {LR}
        LDR R11,=18   ;; u = 18
        BL FFUN3
        BL FFUNKEY
        BL FFUNAD
        BL FFUNM
        BL FFUNKEY

        
        POP {LR}
        BX lr

;;this is the key absorption part in the mode
FFUNKEY
        PUSH {LR}
        
        LDR R11,=0x20000400        
        LDR R9, [R11, #0]      ;;xor with key 0 
        LDR R8, [R11, #4]         
        EOR R5, R5, R9
        EOR R1, R1, R8
        EOR R0, R0, #0x00000000

        LDR R11,=18   ;; u = 18
        BL FFUN3
        
        LDR R11,=0x20000400        
        LDR R9, [R11, #8]      ;;xor with key 1
        LDR R8, [R11, #12]         ;;C[7]-C[4]       
        EOR R5, R5, R9
        EOR R1, R1, R8
        EOR R0, R0, #0x00000000

        LDR R11,=18   ;; u = 18
        BL FFUN3

        POP {LR}
        BX lr
        
;;this is the AD absorption part in the mode
FFUNAD
        PUSH {LR}

        LDR R11,=0x20000500        
        LDR R9, [R11, #0]      ;;xor with key 1
        LDR R8, [R11, #4]         ;;C[7]-C[4]       
        EOR R5, R5, R9
        EOR R1, R1, R8
        EOR R0, R0, #0x00000001

        LDR R11,=9   ;; u = 9
        BL FFUN3

        LDR R11,=0x20000500        
        LDR R9, [R11, #8]      ;;xor with key 1
        LDR R8, [R11, #12]         ;;C[7]-C[4]       
        EOR R5, R5, R9
        EOR R1, R1, R8
        EOR R0, R0, #0x00000001

        LDR R11,=9   ;; u = 9
        BL FFUN3
        
        POP {LR}
        BX lr
        
        
 ;;this is the message absorption part in the mode        
FFUNM
        PUSH {LR}

        LDR R12,=0
        LDR R10,=16   ;; S = 16
WHILE8  CMP R12,R10
        BGE NEXT8
             
        LDR R11,=0x20000600        
        LDR R9, [R11, #0]      ;;xor with key 1
        LDR R8, [R11, #4]         ;;C[7]-C[4]       
        EOR R5, R5, R9
        EOR R1, R1, R8
        EOR R0, R0, #0x00000002

        LDR R11,=9   ;; u = 9
        BL FFUN3
     
        ADD R12, R12, #1
        B WHILE8
NEXT8 

        POP {LR}
        BX lr
        


;;this is permutation box         
FFUN3   ;;LOOP the sliscp-light ;;pass [R7, R6], [R5, R4], [R3, R2], [R1, R0], and data stored at 20000000-200000xx and 20000100-200001xx
        PUSH {R9, R10, LR}
        LDR R9,=0x20000000
        LDR R10, =0x00    ;record the offset; used in FFUN2 and FFUN3
        STR R10, [R9, #160]
        
        LDR R10,=0
WHILE2  CMP R10,R11
        BGE NEXT2
        BL FFUN2
        ADD R10, R10, #1
        B WHILE2
NEXT2   
        POP {R9, R10, LR}
        BX lr


;;this is permutation round
FFUN2   ;;pass [R7, R6], [R5, R4], [R3, R2], [R1, R0], and data stored at 20000000-200000xx and 20000100-200001xx
        PUSH {R8, R9, R10, R11, R12, LR}

        LDR R11,=0x20000000
        LDR R10, [R11, #160] ;;load the counter from 20..100 + #160
        LDR R12, [R11, R10] ;R12 stores the t
        BL FFUN ;;finish the h on the left side
        
        LDR R11,=0x20000100
        LDR R9, [R11, R10]
        EOR R7, R7, #0xFFFFFFFF
        ORR R9, R9, #0xFFFFFF00
        EOR R6, R6, R9 ;;R7 and R6 finished EOR with SC
 
        ADD R10, R10, #4 ;;then operate the right handside
        
        LDR R9, [R11, R10]
        EOR R3, R3, #0xFFFFFFFF
        ORR R9, R9, #0xFFFFFF00
        EOR R2, R2, R9 ;;R3 and R2 finished EOR with SC        
        
        LDR R11,=0x20000000
        LDR R12, [R11, R10] ;R12 stores the t
        MOV R9, R5
        MOV R8, R4
        MOV R5, R1
        MOV R4, R0
        BL FFUN ;;finish the h on the left side
        
        ADD R10, R10, #4 ;;then store the value to counter       
        STR R10, [R11, #160] ;save the counter foe the next run FUNN2
        
        EOR R7,R7,R9
        EOR R6,R6,R8
        EOR R3,R3,R5
        EOR R2,R2,R4
        
        MOV R1,R7
        MOV R0,R6
        MOV R7,R9
        MOV R6,R8
        
        MOV R9,R5  ;;Swap two values
        MOV R8,R4
        MOV R5,R3
        MOV R4,R2
        MOV R3,R9
        MOV R2,R8
        
        POP {R8, R9, R10, R11, R12, LR}        
        BX lr
        
        
;;this is Simeck box
FFUN    ;;Make Round for the siemckR, pass R4, R5, R12, where R12 is the "rc" 
        PUSH {R10, R11, LR}
        LDR R10,=0
        LDR R11,=8   ;; u = 8
WHILE   CMP R10,R11
        BGE NEXT1
        BL SimeckR
        ADD R10, R10, #1
        B WHILE
NEXT1   
        POP {R10, R11, LR}
        BX lr


;; this is Simeck round
SimeckR     ;;PASS R5, R4, R12 in, where R12 is the "rc"
        PUSH {R8,R9,LR}
        ROR R8, R5, #27  ;;=32-5 a
        AND R8, R8, R5  ;;32-0
        ROR R9, R5, #31 ;;=32-1
        EOR R8, R8, R9 ;;pass the value from left side to right of the figure 1
        EOR R8, R8, R4 ;;wait to EOR rc
        MOV R4, R5
        
        ;LDR R9, =0x1  ;;redefine R9, try to get 111..11x where x is the last bit of R12
        ;AND R9, R9, R12 ; Then R9 = 0000...000X in bit
        ;ORR R9, R9, #0xFFFFFFFE ;;Then R9 = 111...11X in bit
        ORR R9, R12, #0xFFFFFFFE ;;Correct?
        EOR R5, R8, R9 ;finish the one round
        LSR R12, r12, #1
        POP {R8,R9,LR}       
        BX lr                ; Return from subroutine

        ;; Forward declaration of sections.
        SECTION CSTACK:DATA:NOROOT(3)
        SECTION .intvec:CODE:NOROOT(2)
        
        DATA

__vector_table
        DCD     sfe(CSTACK)
        DCD     __iar_program_start

        DCD     NMI_Handler
        DCD     HardFault_Handler
        DCD     MemManage_Handler
        DCD     BusFault_Handler
        DCD     UsageFault_Handler
        DCD     0
        DCD     0
        DCD     0
        DCD     0
        DCD     SVC_Handler
        DCD     DebugMon_Handler
        DCD     0
        DCD     PendSV_Handler
        DCD     SysTick_Handler

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;; Default interrupt handlers.
;;

        PUBWEAK NMI_Handler
        PUBWEAK HardFault_Handler
        PUBWEAK MemManage_Handler
        PUBWEAK BusFault_Handler
        PUBWEAK UsageFault_Handler
        PUBWEAK SVC_Handler
        PUBWEAK DebugMon_Handler
        PUBWEAK PendSV_Handler
        PUBWEAK SysTick_Handler

        SECTION .text:CODE:REORDER:NOROOT(1)
        THUMB

NMI_Handler
HardFault_Handler
MemManage_Handler
BusFault_Handler
UsageFault_Handler
SVC_Handler
DebugMon_Handler
PendSV_Handler
SysTick_Handler
Default_Handler
__default_handler
        CALL_GRAPH_ROOT __default_handler, "interrupt"
        NOCALL __default_handler
        B __default_handler

        END