internal-simp-avr.S 10.4 KB
Newer Older
Rhys Weatherley committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949
#if defined(__AVR__)
#include <avr/io.h>
/* Automatically generated - do not edit */

	.text
.global simp_256_permute
	.type simp_256_permute, @function
simp_256_permute:
	push r28
	push r29
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	movw r30,r24
.L__stack_usage = 18
	ldi r23,245
	mov r10,r23
	ldi r17,14
	mov r11,r17
	ldi r16,44
	mov r12,r16
	ldi r23,25
	mov r13,r23
	ldi r23,133
	mov r14,r23
	ldi r23,248
	mov r15,r23
	ldi r24,105
	ldi r25,51
14:
	ldi r23,17
16:
	ldd r29,Z+16
	ldd r28,Z+17
	ldd r27,Z+18
	ldd r26,Z+19
	ldd r21,Z+20
	ldd r20,Z+21
	ldd r19,Z+22
	ldd r18,Z+23
	mov r2,r29
	mov r3,r18
	mov r4,r19
	mov r5,r20
	mov r6,r21
	mov r7,r26
	mov r8,r27
	mov r9,r28
	lsl r18
	rol r19
	rol r20
	rol r21
	rol r26
	rol r27
	rol r28
	rol r29
	adc r18,r1
	and r2,r18
	and r3,r19
	and r4,r20
	and r5,r21
	and r6,r26
	and r7,r27
	and r8,r28
	and r9,r29
	lsl r18
	rol r19
	rol r20
	rol r21
	rol r26
	rol r27
	rol r28
	rol r29
	adc r18,r1
	eor r2,r18
	eor r3,r19
	eor r4,r20
	eor r5,r21
	eor r6,r26
	eor r7,r27
	eor r8,r28
	eor r9,r29
	ldd r0,Z+8
	eor r9,r0
	ldd r0,Z+9
	eor r8,r0
	ldd r0,Z+10
	eor r7,r0
	ldd r0,Z+11
	eor r6,r0
	ldd r0,Z+12
	eor r5,r0
	ldd r0,Z+13
	eor r4,r0
	ldd r0,Z+14
	eor r3,r0
	ldd r0,Z+15
	eor r2,r0
	ldd r0,Z+24
	eor r0,r9
	std Z+24,r0
	ldd r0,Z+25
	eor r0,r8
	std Z+25,r0
	ldd r0,Z+26
	eor r0,r7
	std Z+26,r0
	ldd r0,Z+27
	eor r0,r6
	std Z+27,r0
	ldd r0,Z+28
	eor r0,r5
	std Z+28,r0
	ldd r0,Z+29
	eor r0,r4
	std Z+29,r0
	ldd r0,Z+30
	eor r0,r3
	std Z+30,r0
	ldd r0,Z+31
	eor r0,r2
	std Z+31,r0
	ld r29,Z
	ldd r28,Z+1
	ldd r27,Z+2
	ldd r26,Z+3
	ldd r21,Z+4
	ldd r20,Z+5
	ldd r19,Z+6
	ldd r18,Z+7
	mov r0,r1
	lsr r29
	ror r28
	ror r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r29
	ror r28
	ror r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r29
	ror r28
	ror r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	or r29,r0
	movw r2,r18
	movw r4,r20
	movw r6,r26
	movw r8,r28
	bst r2,0
	lsr r9
	ror r8
	ror r7
	ror r6
	ror r5
	ror r4
	ror r3
	ror r2
	bld r9,7
	eor r18,r2
	eor r19,r3
	eor r20,r4
	eor r21,r5
	eor r26,r6
	eor r27,r7
	eor r28,r8
	eor r29,r9
	ldi r17,252
	eor r18,r17
	com r19
	com r20
	com r21
	com r26
	com r27
	com r28
	com r29
	mov r0,r1
	bst r10,0
	lsr r25
	ror r24
	ror r15
	ror r14
	ror r13
	ror r12
	ror r11
	ror r10
	bld r25,5
	bld r0,0
	eor r18,r0
	ldd r0,Z+8
	eor r0,r29
	std Z+8,r0
	ldd r0,Z+9
	eor r0,r28
	std Z+9,r0
	ldd r0,Z+10
	eor r0,r27
	std Z+10,r0
	ldd r0,Z+11
	eor r0,r26
	std Z+11,r0
	ldd r0,Z+12
	eor r0,r21
	std Z+12,r0
	ldd r0,Z+13
	eor r0,r20
	std Z+13,r0
	ldd r0,Z+14
	eor r0,r19
	std Z+14,r0
	ldd r0,Z+15
	eor r0,r18
	std Z+15,r0
	ldd r9,Z+24
	ldd r8,Z+25
	ldd r7,Z+26
	ldd r6,Z+27
	ldd r5,Z+28
	ldd r4,Z+29
	ldd r3,Z+30
	ldd r2,Z+31
	mov r18,r9
	mov r19,r2
	mov r20,r3
	mov r21,r4
	mov r26,r5
	mov r27,r6
	mov r28,r7
	mov r29,r8
	lsl r2
	rol r3
	rol r4
	rol r5
	rol r6
	rol r7
	rol r8
	rol r9
	adc r2,r1
	and r18,r2
	and r19,r3
	and r20,r4
	and r21,r5
	and r26,r6
	and r27,r7
	and r28,r8
	and r29,r9
	lsl r2
	rol r3
	rol r4
	rol r5
	rol r6
	rol r7
	rol r8
	rol r9
	adc r2,r1
	eor r18,r2
	eor r19,r3
	eor r20,r4
	eor r21,r5
	eor r26,r6
	eor r27,r7
	eor r28,r8
	eor r29,r9
	ld r0,Z
	eor r29,r0
	ldd r0,Z+1
	eor r28,r0
	ldd r0,Z+2
	eor r27,r0
	ldd r0,Z+3
	eor r26,r0
	ldd r0,Z+4
	eor r21,r0
	ldd r0,Z+5
	eor r20,r0
	ldd r0,Z+6
	eor r19,r0
	ldd r0,Z+7
	eor r18,r0
	ldd r0,Z+16
	eor r0,r29
	std Z+16,r0
	ldd r0,Z+17
	eor r0,r28
	std Z+17,r0
	ldd r0,Z+18
	eor r0,r27
	std Z+18,r0
	ldd r0,Z+19
	eor r0,r26
	std Z+19,r0
	ldd r0,Z+20
	eor r0,r21
	std Z+20,r0
	ldd r0,Z+21
	eor r0,r20
	std Z+21,r0
	ldd r0,Z+22
	eor r0,r19
	std Z+22,r0
	ldd r0,Z+23
	eor r0,r18
	std Z+23,r0
	ldd r29,Z+8
	ldd r28,Z+9
	ldd r27,Z+10
	ldd r26,Z+11
	ldd r21,Z+12
	ldd r20,Z+13
	ldd r19,Z+14
	ldd r18,Z+15
	mov r0,r1
	lsr r29
	ror r28
	ror r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r29
	ror r28
	ror r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r29
	ror r28
	ror r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	or r29,r0
	movw r2,r18
	movw r4,r20
	movw r6,r26
	movw r8,r28
	bst r18,0
	lsr r29
	ror r28
	ror r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	bld r29,7
	eor r2,r18
	eor r3,r19
	eor r4,r20
	eor r5,r21
	eor r6,r26
	eor r7,r27
	eor r8,r28
	eor r9,r29
	eor r2,r17
	com r3
	com r4
	com r5
	com r6
	com r7
	com r8
	com r9
	mov r0,r1
	bst r10,0
	lsr r25
	ror r24
	ror r15
	ror r14
	ror r13
	ror r12
	ror r11
	ror r10
	bld r25,5
	bld r0,0
	eor r2,r0
	ld r0,Z
	eor r0,r9
	st Z,r0
	ldd r0,Z+1
	eor r0,r8
	std Z+1,r0
	ldd r0,Z+2
	eor r0,r7
	std Z+2,r0
	ldd r0,Z+3
	eor r0,r6
	std Z+3,r0
	ldd r0,Z+4
	eor r0,r5
	std Z+4,r0
	ldd r0,Z+5
	eor r0,r4
	std Z+5,r0
	ldd r0,Z+6
	eor r0,r3
	std Z+6,r0
	ldd r0,Z+7
	eor r0,r2
	std Z+7,r0
	dec r23
	breq 5407f
	rjmp 16b
5407:
	dec r22
	brne 5409f
	rjmp 475f
5409:
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	ldd r26,Z+4
	ldd r27,Z+5
	ldd r28,Z+6
	ldd r29,Z+7
	ldd r2,Z+16
	ldd r3,Z+17
	ldd r4,Z+18
	ldd r5,Z+19
	ldd r6,Z+20
	ldd r7,Z+21
	ldd r8,Z+22
	ldd r9,Z+23
	st Z,r2
	std Z+1,r3
	std Z+2,r4
	std Z+3,r5
	std Z+4,r6
	std Z+5,r7
	std Z+6,r8
	std Z+7,r9
	std Z+16,r18
	std Z+17,r19
	std Z+18,r20
	std Z+19,r21
	std Z+20,r26
	std Z+21,r27
	std Z+22,r28
	std Z+23,r29
	ldd r18,Z+8
	ldd r19,Z+9
	ldd r20,Z+10
	ldd r21,Z+11
	ldd r26,Z+12
	ldd r27,Z+13
	ldd r28,Z+14
	ldd r29,Z+15
	ldd r2,Z+24
	ldd r3,Z+25
	ldd r4,Z+26
	ldd r5,Z+27
	ldd r6,Z+28
	ldd r7,Z+29
	ldd r8,Z+30
	ldd r9,Z+31
	std Z+8,r2
	std Z+9,r3
	std Z+10,r4
	std Z+11,r5
	std Z+12,r6
	std Z+13,r7
	std Z+14,r8
	std Z+15,r9
	std Z+24,r18
	std Z+25,r19
	std Z+26,r20
	std Z+27,r21
	std Z+28,r26
	std Z+29,r27
	std Z+30,r28
	std Z+31,r29
	rjmp 14b
475:
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	pop r29
	pop r28
	ret
	.size simp_256_permute, .-simp_256_permute

	.text
.global simp_192_permute
	.type simp_192_permute, @function
simp_192_permute:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	movw r30,r24
.L__stack_usage = 18
	ldi r25,245
	mov r8,r25
	ldi r24,14
	mov r9,r24
	ldi r23,44
	mov r10,r23
	ldi r17,25
	mov r11,r17
	ldi r16,133
	mov r12,r16
	ldi r23,248
	mov r13,r23
	ldi r23,105
	mov r14,r23
	ldi r23,51
	mov r15,r23
16:
	ldi r23,13
18:
	ldd r27,Z+12
	ldd r26,Z+13
	ldd r21,Z+14
	ldd r20,Z+15
	ldd r19,Z+16
	ldd r18,Z+17
	mov r2,r27
	mov r3,r18
	mov r4,r19
	mov r5,r20
	mov r6,r21
	mov r7,r26
	lsl r18
	rol r19
	rol r20
	rol r21
	rol r26
	rol r27
	adc r18,r1
	and r2,r18
	and r3,r19
	and r4,r20
	and r5,r21
	and r6,r26
	and r7,r27
	lsl r18
	rol r19
	rol r20
	rol r21
	rol r26
	rol r27
	adc r18,r1
	eor r2,r18
	eor r3,r19
	eor r4,r20
	eor r5,r21
	eor r6,r26
	eor r7,r27
	ldd r0,Z+6
	eor r7,r0
	ldd r0,Z+7
	eor r6,r0
	ldd r0,Z+8
	eor r5,r0
	ldd r0,Z+9
	eor r4,r0
	ldd r0,Z+10
	eor r3,r0
	ldd r0,Z+11
	eor r2,r0
	ldd r0,Z+18
	eor r0,r7
	std Z+18,r0
	ldd r0,Z+19
	eor r0,r6
	std Z+19,r0
	ldd r0,Z+20
	eor r0,r5
	std Z+20,r0
	ldd r0,Z+21
	eor r0,r4
	std Z+21,r0
	ldd r0,Z+22
	eor r0,r3
	std Z+22,r0
	ldd r0,Z+23
	eor r0,r2
	std Z+23,r0
	ld r27,Z
	ldd r26,Z+1
	ldd r21,Z+2
	ldd r20,Z+3
	ldd r19,Z+4
	ldd r18,Z+5
	mov r0,r1
	lsr r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	or r27,r0
	movw r2,r18
	movw r4,r20
	movw r6,r26
	bst r2,0
	lsr r7
	ror r6
	ror r5
	ror r4
	ror r3
	ror r2
	bld r7,7
	eor r18,r2
	eor r19,r3
	eor r20,r4
	eor r21,r5
	eor r26,r6
	eor r27,r7
	ldi r25,252
	eor r18,r25
	com r19
	com r20
	com r21
	com r26
	com r27
	mov r0,r1
	bst r8,0
	lsr r15
	ror r14
	ror r13
	ror r12
	ror r11
	ror r10
	ror r9
	ror r8
	bld r15,5
	bld r0,0
	eor r18,r0
	ldd r0,Z+6
	eor r0,r27
	std Z+6,r0
	ldd r0,Z+7
	eor r0,r26
	std Z+7,r0
	ldd r0,Z+8
	eor r0,r21
	std Z+8,r0
	ldd r0,Z+9
	eor r0,r20
	std Z+9,r0
	ldd r0,Z+10
	eor r0,r19
	std Z+10,r0
	ldd r0,Z+11
	eor r0,r18
	std Z+11,r0
	ldd r7,Z+18
	ldd r6,Z+19
	ldd r5,Z+20
	ldd r4,Z+21
	ldd r3,Z+22
	ldd r2,Z+23
	mov r18,r7
	mov r19,r2
	mov r20,r3
	mov r21,r4
	mov r26,r5
	mov r27,r6
	lsl r2
	rol r3
	rol r4
	rol r5
	rol r6
	rol r7
	adc r2,r1
	and r18,r2
	and r19,r3
	and r20,r4
	and r21,r5
	and r26,r6
	and r27,r7
	lsl r2
	rol r3
	rol r4
	rol r5
	rol r6
	rol r7
	adc r2,r1
	eor r18,r2
	eor r19,r3
	eor r20,r4
	eor r21,r5
	eor r26,r6
	eor r27,r7
	ld r0,Z
	eor r27,r0
	ldd r0,Z+1
	eor r26,r0
	ldd r0,Z+2
	eor r21,r0
	ldd r0,Z+3
	eor r20,r0
	ldd r0,Z+4
	eor r19,r0
	ldd r0,Z+5
	eor r18,r0
	ldd r0,Z+12
	eor r0,r27
	std Z+12,r0
	ldd r0,Z+13
	eor r0,r26
	std Z+13,r0
	ldd r0,Z+14
	eor r0,r21
	std Z+14,r0
	ldd r0,Z+15
	eor r0,r20
	std Z+15,r0
	ldd r0,Z+16
	eor r0,r19
	std Z+16,r0
	ldd r0,Z+17
	eor r0,r18
	std Z+17,r0
	ldd r27,Z+6
	ldd r26,Z+7
	ldd r21,Z+8
	ldd r20,Z+9
	ldd r19,Z+10
	ldd r18,Z+11
	mov r0,r1
	lsr r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	lsr r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	ror r0
	or r27,r0
	movw r2,r18
	movw r4,r20
	movw r6,r26
	bst r18,0
	lsr r27
	ror r26
	ror r21
	ror r20
	ror r19
	ror r18
	bld r27,7
	eor r2,r18
	eor r3,r19
	eor r4,r20
	eor r5,r21
	eor r6,r26
	eor r7,r27
	eor r2,r25
	com r3
	com r4
	com r5
	com r6
	com r7
	mov r0,r1
	bst r8,0
	lsr r15
	ror r14
	ror r13
	ror r12
	ror r11
	ror r10
	ror r9
	ror r8
	bld r15,5
	bld r0,0
	eor r2,r0
	ld r0,Z
	eor r0,r7
	st Z,r0
	ldd r0,Z+1
	eor r0,r6
	std Z+1,r0
	ldd r0,Z+2
	eor r0,r5
	std Z+2,r0
	ldd r0,Z+3
	eor r0,r4
	std Z+3,r0
	ldd r0,Z+4
	eor r0,r3
	std Z+4,r0
	ldd r0,Z+5
	eor r0,r2
	std Z+5,r0
	dec r23
	breq 5323f
	rjmp 18b
5323:
	dec r22
	breq 375f
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	ldd r26,Z+4
	ldd r27,Z+5
	ldd r2,Z+12
	ldd r3,Z+13
	ldd r4,Z+14
	ldd r5,Z+15
	ldd r6,Z+16
	ldd r7,Z+17
	st Z,r2
	std Z+1,r3
	std Z+2,r4
	std Z+3,r5
	std Z+4,r6
	std Z+5,r7
	std Z+12,r18
	std Z+13,r19
	std Z+14,r20
	std Z+15,r21
	std Z+16,r26
	std Z+17,r27
	ldd r18,Z+6
	ldd r19,Z+7
	ldd r20,Z+8
	ldd r21,Z+9
	ldd r26,Z+10
	ldd r27,Z+11
	ldd r2,Z+18
	ldd r3,Z+19
	ldd r4,Z+20
	ldd r5,Z+21
	ldd r6,Z+22
	ldd r7,Z+23
	std Z+6,r2
	std Z+7,r3
	std Z+8,r4
	std Z+9,r5
	std Z+10,r6
	std Z+11,r7
	std Z+18,r18
	std Z+19,r19
	std Z+20,r20
	std Z+21,r21
	std Z+22,r26
	std Z+23,r27
	rjmp 16b
375:
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
	.size simp_192_permute, .-simp_192_permute

#endif